

CLAIMS

WHAT IS CLAIMED:

1 1. A crossbar switch, comprising:

2 a plurality of input sorting units, each input sorting unit capable of receiving from a
3 respective device an access request to any one of a plurality of physical
4 memory devices;

5 a plurality of merge and interleave units, each merge and interleave unit capable of
6 arbitrating among competing access requests received from any of the input
7 sorting units, selecting one of the competing access requests and forwarding
8 the selected request for implementation on a respective memory device.

1 2. The crossbar switch of claim 1, further comprising a plurality of translation
2 circuits and wherein each of the input sorting units receives the access requests through a
3 respective one of the translation circuits.

1 3. The crossbar switch of claim 2, wherein each of the translation circuits is
2 capable of receiving an opcode and a virtual address from their respective device, translating
3 the opcode to determine whether the access request is a read or a write, and mapping the
4 virtual address into a physical address, and forwarding the translated opcode and mapped
5 physical address to its respective input sorting unit.

1 4. The crossbar switch of claim 1, wherein each of the input sorting units
2 includes a buffer and is capable of buffering the access requests from its respective physical
3 memory device.

1 5. The crossbar switch of claim 4, wherein the buffer is a first-in, first-out queue.

1 6. The crossbar switch of claim 4, wherein each of the input sorting units is
2 capable of stalling its respective device when its buffer is full.

1 7. The crossbar switch of claim 1, wherein each merge and interleave unit
2 includes:

3 a priority generator for each input sorting unit capable of:

4 receiving a plurality of characteristics for the access request received by the
5 input sorting unit;

6 receiving a plurality of operational characteristics; and
7 generating a composite request priority from the characteristics of the access
8 requests and the operational characteristics;
9 a priority compare circuit for capable of:
10 comparing the composite request priorities generated by the priority
11 generators; and
12 selecting one access request predicated on the comparison of the composite
13 request priorities; and
14 a request multiplexer controlled by the priority compare circuit to output the selected
15 access request.

1 8. The crossbar switch of claim 7, wherein the merge and interleave unit further
2 includes:

3 a plurality of programmable registers;
4 a decode unit receiving the selected request from the request multiplexer to determine
5 whether the selected request is a register operation and, if so, to send a
6 plurality of control and data signals to the registers; and
7 an output multiplexer for combining register read data with request data for output.

1 9. The crossbar switch of claim 1, further comprising:
2 a plurality of read buffers capable of receiving and buffering read data from a
3 respective one of the physical memory devices; and
4 a plurality of output management units capable of receiving read data from the read
5 buffers and forwarding the received read data to a respective one of the
6 devices that generated the access request associated with the read data.

1 10. The crossbar switch of claim 1, further comprising a plurality of memory
2 interfaces capable of receiving the selected access request from a respective one of the
3 plurality of merge and interleave units and forwarding the selected access request to a
4 respective one of the physical memory devices.

1 11. A crossbar switch, comprising a plurality of arbitration and select units, each
2 arbitration and select unit including:
3 a plurality of front ends, each front end comprising:

4 a translation circuit capable of processing an access request received from a
5 respective device;
6 an input sorting unit capable of buffering and forwarding the processed access
7 request;
8 an output management unit capable of receiving read data generated by the
9 access request and forwarding the received read data to the respective
10 device; and

11 a plurality of back ends, each back end comprising:

12 a merge and interleave unit capable of arbitrating among competing access
13 requests received from any of the input sorting units, selecting one of
14 the competing access requests, and forwarding the selected request for
15 implementation on a respective memory device; and
16 a read buffer capable of receiving, buffering, and forwarding read data
17 received from the respective memory device to the output management
18 unit of the front end that issued a previously selected access request
19 that generated the read data.

1 12. The crossbar switch of claim 11, wherein each back end further comprises a
2 memory interface through which the merge and interleave unit forwards the selected request.

1 13. The crossbar switch of claim 11, wherein each of the translation circuits is
2 capable of receiving an opcode and a virtual address from their respective device, translating
3 the opcode to determine whether the access request is a read or a write, and mapping the
4 virtual address into a physical address, and forwarding the translated opcode and mapped
5 physical address to its respective input sorting unit.

1 14. The crossbar switch of claim 11, wherein each of the input sorting units
2 includes a buffer and is capable of buffering the access requests from its respective physical
3 memory device.

1 15. The crossbar switch of claim 14, wherein the buffer is a first-in, first-out
2 queue.

1 16. The crossbar switch of claim 14, wherein each of the input sorting units is
2 capable of stalling its respective device when its buffer is full.

1 17. The crossbar switch of claim 11, wherein each merge and interleave unit
2 includes:

3 a priority generator for each input sorting unit capable of:

4 receiving a plurality of characteristics for the access request received by the
5 input sorting unit;

6 receiving a plurality of operational characteristics; and

7 generating a composite request priority from the characteristics of the access
8 requests and the operational characteristics;

9 a priority compare circuit capable of:

10 comparing the composite request priorities generated by the priority
11 generators; and

12 selecting one access request predicated on the comparison of the composite
13 request priorities; and

14 a request multiplexer controlled by the priority compare circuit to output the selected
15 access request.

1 18. The crossbar switch of claim 17, wherein each merge and interleave unit
2 further includes:

3 a plurality of programmable registers;

4 a decode unit receiving the selected request from the request multiplexer to determine
5 whether the selected request is a register operation and, if so, to send a
6 plurality of control and data signals to the registers; and

7 an output multiplexer for combining register read data with request data for output.

1 19. A memory subsystem, comprising:

2 a plurality of memory devices;

3 a plurality of devices issuing access requests to the memory devices;

4 a plurality of input sorting units, each input sorting unit capable of receiving from a
5 respective device an access request to any one of a plurality of physical
6 memory devices;

7 a plurality of merge and interleave units, each merge and interleave unit capable of
8 arbitrating among competing access requests received from any of the input
9 sorting units, selecting one of the competing access requests and forwarding
10 the selected request for implementation on a respective memory device.

1 20. The memory subsystem of claim 19, further comprising a plurality of Glue
2 logic units and wherein each of the input sorting units receives the access requests through a
3 respective one of the Glue logic units.

1 21. The memory subsystem of claim 20, wherein each of the Glue logic units is
2 capable of receiving an opcode and a virtual address from their respective device, translating
3 the opcode to determine whether the access request is a read or a write, and mapping the
4 virtual address into a physical address, and forwarding the translated opcode and mapped
5 physical address to its respective input sorting unit.

1 22. The memory subsystem of claim 19, wherein each of the input sorting units
2 includes a buffer and is capable of buffering the access requests from its respective physical
3 memory device.

1 23. The memory subsystem of claim 22, wherein the buffer is a first-in, first-out
2 queue.

1 24. The memory subsystem of claim 22, wherein each of the input sorting units is
2 capable of stalling its respective device when its buffer is full.

1 25. The memory subsystem of claim 19, wherein each merge and interleave unit
2 includes:

3 a priority generator for each input sorting unit capable of:

4 receiving a plurality of characteristics for the access request received by the
5 input sorting unit;

6 receiving a plurality of operational characteristics; and

7 generating a composite request priority from the characteristics of the access
8 requests and the operational characteristics;

9 a priority compare circuit for capable of:

10 comparing the composite request priorities generated by the priority
11 generators; and

12 selecting one access request predicated on the comparison of the composite
13 request priorities; and

14 a request multiplexer controlled by the priority compare circuit to output the selected
15 access request.

1 26. The memory subsystem of claim 25, wherein the merge and interleave unit
2 further includes:

3 a plurality of programmable registers;
4 a decode unit receiving the selected request from the request multiplexer to determine
5 whether the selected request is a register operation and, if so, to send a
6 plurality of control and data signals to the registers; and
7 an output multiplexer for combining register read data with request data for output.

1 27. The memory subsystem of claim 19, further comprising:
2 a plurality of read buffers capable of receiving and buffering read data from a
3 respective one of the physical memory devices; and
4 a plurality of output management units capable of receiving read data from the read
5 buffers and forwarding the received read data to a respective one of the
6 devices that generated the access request associated with the read data.

1 28. The memory subsystem of claim 19, further comprising a plurality of memory
2 interfaces capable of receiving the selected access request from a respective one of the
3 plurality of merge and interleave units and forwarding the selected access request to a
4 respective one of the physical memory devices.

1 29. The memory subsystem of claim 19, wherein the memory devices include
2 banked DRAMs.

1 30. The memory subsystem of claim 19, wherein the memory devices comprise at
2 least a portion of a frame buffer.

1 31. The memory subsystem of claim 19, wherein the devices include pixel
2 processors.

1 32. A memory subsystem, comprising:
2 a plurality of memory devices;
3 a plurality of devices issuing access requests to the memory devices; and
4 a crossbar switch, comprising a plurality of arbitration and select units, each
5 arbitration and select unit including:
6 a plurality of front ends, each front end comprising:

7 a Glue logic unit capable of processing an access request received from
8 a respective device;
9 an input sorting unit capable of buffering and forwarding the processed
10 access request;
11 an output management unit capable of receiving read data generated by
12 the access request and forwarding the received read data to the
13 respective device; and
14 a plurality of back ends, each back end comprising:
15 a merge and interleave unit capable of arbitrating among competing
16 access requests received from any of the input sorting units,
17 selecting one of the competing access requests, and forwarding
18 the selected request for implementation on a respective memory
19 device; and
20 a read buffer capable of receiving, buffering, and forwarding read data
21 received from the respective memory device to the output
22 management unit of the front end that issued a previously
23 selected access request that generated the read data.

1 33. The memory subsystem of claim 32, wherein each back end further comprises
2 a memory interface through which the merge and interleave unit forwards the selected
3 request.

1 34. The memory subsystem of claim 32, wherein each of the translation circuits is
2 capable of receiving an opcode and a virtual address from their respective device, translating
3 the opcode to determine whether the access request is a read or a write, and mapping the
4 virtual address into a physical address, and forwarding the translated opcode and mapped
5 physical address to its respective input sorting unit.

1 35. The memory subsystem of claim 32, wherein each of the input sorting units
2 includes a buffer and is capable of buffering the access requests from its respective physical
3 memory device.

1 36. The memory subsystem of claim 35, wherein the buffer is a first-in, first-out
2 queue.

1 37. The memory subsystem of claim 35, wherein each of the input sorting units is
2 capable of stalling its respective device when its buffer is full.

1 38. The memory subsystem of claim 32, wherein each merge and interleave unit
2 includes:

3 a priority generator for each input sorting unit capable of:

4 receiving a plurality of characteristics for the access request received by the
5 input sorting unit;

6 receiving a plurality of operational characteristics; and

7 generating a composite request priority from the characteristics of the access
8 requests and the operational characteristics;

9 a priority compare circuit for capable of:

10 comparing the composite request priorities generated by the priority
11 generators; and

12 selecting one access request predicated on the comparison of the composite
13 request priorities; and

14 a request multiplexer controlled by the priority compare circuit to output the selected
15 access request.

1 39. The memory subsystem of claim 38, wherein each merge and interleave unit
2 further includes:

3 a plurality of programmable registers;

4 a decode unit receiving the selected request from the request multiplexer to determine
5 whether the selected request is a register operation and, if so, to send a
6 plurality of control and data signals to the registers; and

7 an output multiplexer for combining register read data with request data for output.

1 40. The memory subsystem of claim 32, wherein the memory devices include
2 banked DRAMs.

1 41. The memory subsystem of claim 32, wherein the memory devices comprise at
2 least a portion of a frame buffer.

1 42. The memory subsystem of claim 32, wherein the devices include pixel
2 processors.

1 43. A method for accessing a shared memory, the method comprising:
2 receiving a plurality of access requests from a plurality of devices, each access request
3 being received by a respective input sorting unit associated with the respective
4 one of the devices issuing the respective access request;
5 forwarding a plurality of received access requests to a plurality of merge and
6 interleave units, each merge and interleave unit being associated with a
7 respective one of a plurality of memory devices;
8 receiving at one of the merge and interleave units a plurality of forwarded access
9 requests;
10 dynamically selecting a respective one from among forwarded access requests; and
11 forwarding the selected access request to a respective one among a plurality of
12 memory devices associated with the merge and interleave unit.

1 44. The method of claim 43, further comprising at least one of:
2 issuing the plurality of access requests;
3 implementing the selected access request on the respective memory device; and
4 returning read data from the respective memory device responsive to the selected
5 access request.

1 45. The method of claim 44, wherein returning the read data includes:
2 buffering the read data in a read buffer associated with the respective memory device;
3 forwarding the read data to an output management unit associated with a respective
4 one of the devices that issued a previously selected access request resulting in
5 the return of the read data.

1 46. The method of claim 43, further comprising, for each access request:
2 processing the access request; and
3 forwarding the processed access request to the respective input sorting unit.

1 47. The method of claim 46, wherein processing the access request includes:
2 receiving an opcode and a virtual address from the respective device;
3 translating the opcode to determine whether the access request is a read or a write;
4 mapping the virtual address into a physical address; and
5 forwarding the translated opcode and mapped physical address to the respective input
6 sorting unit.

1 48. The method of claim 43, wherein receiving the access requests includes
2 receiving a plurality of characteristics for the access requests.

1 49. The method of claim 48, wherein dynamically selecting the particular access
2 request includes:

3 ascertaining a plurality of operational characteristics;
4 assigning a weight factor to each characteristic of the access requests;
5 assigning a weight factor to each operational characteristic;
6 obtaining a composite request priority for each access request from the access
7 request's respective assigned weight factors;
8 comparing the composite request priorities of the access requests; and
9 selecting the particular access requests predicated on the comparison.

1 50. The method of claim 49, wherein obtaining the composite request priority for
2 each access request includes summing the assigned weight factors.

1 51. The method of claim 49, wherein selecting one of the access requests
2 predicated on the comparison includes selecting the access request with the highest composite
3 priority.

1 52. The method of claim 49, further comprising programming the values of the
2 assigned weight factors before they are assigned.

1 53. The method of claim 49, further comprising increasing the composite request
2 priority of each access request not selected or decreasing the composite request priority of the
3 selected request.

1 54. The method of claim 43, wherein forwarding the selected access request to the
2 respective memory device includes forwarding the selected access request to a memory
3 interface.

1 55. A crossbar switch, comprising a plurality of arbitration and select units, each
2 arbitration and select unit including:

3 a plurality of front ends, each front end further including an input sorting unit capable
4 of receiving from a respective device an access request to any one of a
5 plurality of physical memory devices;

6 a plurality of back ends, each back end further including merge and interleave unit
7 capable of arbitrating among competing access requests received from any of
8 the input sorting units, selecting one of the competing access requests and
9 forwarding the selected request for implementation on a respective memory
10 device

1 56. The crossbar switch of claim 55, wherein each front end further comprises a
2 Glue logic unit and wherein each of the input sorting units receives the access requests
3 through a respective one of the Glue logic units.

1 57. The crossbar switch of claim 56, wherein each of the translation circuits is
2 capable of receiving an opcode and a virtual address from their respective device, translating
3 the opcode to determine whether the access request is a read or a write, and mapping the
4 virtual address into a physical address, and forwarding the translated opcode and mapped
5 physical address to its respective input sorting unit.

1 58. The crossbar switch of claim 55, wherein each of the input sorting units
2 includes a buffer and is capable of buffering the access requests from its respective physical
3 memory device.

1 59. The crossbar switch of claim 58, wherein the buffer is a first-in, first-out
2 queue.

1 60. The crossbar switch of claim 58, wherein each of the input sorting units is
2 capable of stalling its respective device when its buffer is full.

1 61. The crossbar switch of claim 55, wherein each merge and interleave unit
2 includes:

3 a priority generator for each input sorting unit capable of:
4 receiving a plurality of characteristics for the access request received by the
5 input sorting unit;
6 receiving a plurality of operational characteristics; and
7 generating a composite request priority form the characteristics of the access
8 requests and the operational characteristics;
9 a priority compare circuit for capable of:

10 comparing the composite request priorities generated by the priority
11 generators; and
12 selecting one access request predicated on the comparison of the composite
13 request priorities; and
14 a request multiplexer controlled by the priority compare circuit to output the selected
15 access request.

1 62. The crossbar switch of claim 61, wherein each merge and interleave unit
2 further includes:
3 a plurality of programmable registers;
4 a decode unit receiving the selected request from the request multiplexer to determine
5 whether the selected request is a register operation and, if so, to send a
6 plurality of control and data signals to the registers; and
7 an output multiplexer for combining register read data with request data for output.

1 63. The crossbar switch of claim 55, wherein:
2 each back end further includes a read buffer capable of receiving and buffering read
3 data from a respective one of the physical memory devices; and
4 each front end further includes an output management unit capable of receiving read
5 data from the read buffers and forwarding the received read data to a
6 respective one of the devices that generated the access request associated with
7 the read data.

1 64. The crossbar switch of claim 55, wherein each back end further comprises a
2 memory interface capable of receiving the selected access request from the merge and
3 interleave unit and forwarding the selected access request to a respective one of the physical
4 memory devices.

1 65. A crossbar switch, comprising a plurality of arbitration and select units, each
2 arbitration and select unit including:
3 a plurality of front ends, each front end comprising:
4 means for processing an access request received from a respective device;
5 means for buffering and forwarding the processed access request;
6 means for receiving read data generated by the access request and forwarding
7 the received read data to the respective device; and

a plurality of back ends, each back end comprising:

means for arbitrating among competing access requests received from any of the input sorting units, selecting one of the competing access requests, and forwarding the selected request for implementation on a respective memory device; and

means for receiving, buffering, and forwarding read data received from the respective memory device to the output management unit of the front end that issued a previously selected access request that generated the read data.

66. The crossbar switch of claim 65, wherein each back end further comprises a memory interface through which the merge and interleave unit forwards the selected request.

67. The crossbar switch of claim 65, wherein each processing means is further capable of receiving an opcode and a virtual address from their respective device, translating the opcode to determine whether the access request is a read or a write, and mapping the virtual address into a physical address, and forwarding the translated opcode and mapped physical address to its respective input sorting unit.

68. The crossbar switch of claim 65, wherein each of the processed access request buffering means includes a buffer and is capable of buffering the access requests from its respective physical memory device.

69. The crossbar switch of claim 68, wherein the buffer is a first-in, first-out queue.

70. The crossbar switch of claim 68, wherein each of the processed access request buffering means is capable of stalling its respective device when its buffer is full.

71. The crossbar switch of claim 65, wherein each arbitration and selection means includes:

means for receiving a plurality of characteristics for the access request received by the input sorting unit, receiving a plurality of operational characteristics, and generating a composite request priority from the characteristics of the access requests and the operational characteristics;

7 means for comparing the composite request priorities generated by the priority
8 generators, and selecting one access request predicated on the comparison of
9 the composite request priorities; and
10 means for multiplexing signals, the multiplexing means being controlled by the
11 comparing means to output the selected access request.

1 72. The crossbar switch of claim 71, wherein each arbitration and selection means
2 further includes:

3 means for storing programmable weights;
4 a decode unit receiving the selected request from the multiplexing means to determine
5 whether the selected request is a register operation and, if so, to send a
6 plurality of control and data signals to the storage means; and
7 means for combining register read data with request data for output.

1 73. The crossbar switch of claim 65, wherein:
2 each back end further includes means for receiving and buffering read data from a
3 respective one of the physical memory devices; and
4 each front end further includes means for receiving read data from the read buffers
5 and forwarding the received read data to a respective one of the devices that
6 generated the access request associated with the read data.

1 74. A memory subsystem, comprising:
2 a plurality of memory devices;
3 a plurality of devices issuing access requests to the memory devices;
4 means for receiving from a respective device an access request to any one of a
5 plurality of physical memory devices;
6 means for arbitrating among competing access requests received from any of the input
7 sorting units, selecting one of the competing access requests and forwarding
8 the selected request for implementation on a respective memory device.

1 75. The memory subsystem of claim 74, wherein:
2 the receiving means includes a plurality of input sorting units; or
3 the arbitration and selection means includes a plurality of merge and interleave units.

1 76. The memory subsystem of claim 75, wherein the receiving means further
2 comprises a plurality of Glue logic units and wherein each of the input sorting units receives
3 the access requests through a respective one of the Glue logic units.

1 77. The memory subsystem of claim 76, wherein each of the translation circuits is
2 capable of receiving an opcode and a virtual address from their respective device, translating
3 the opcode to determine whether the access request is a read or a write, and mapping the
4 virtual address into a physical address, and forwarding the translated opcode and mapped
5 physical address to its respective input sorting unit.

1 78. The memory subsystem of claim 74, wherein receiving means furthermore
2 buffers the access requests.

1 79. The memory subsystem of claim 78, wherein the receiving means includes a
2 first-in, first-out queue for buffering the access requests.

1 80. The memory subsystem of claim 78, wherein each of the input sorting units is
2 capable of stalling its respective device when its buffer is full.

1 81. The memory subsystem of claim 74, wherein the arbitration and selection
2 means includes:
3 a priority generator for each input sorting unit capable of:
4 receiving a plurality of characteristics for the access request received by the
5 input sorting unit;
6 receiving a plurality of operational characteristics; and
7 generating a composite request priority from the characteristics of the access
8 requests and the operational characteristics;
9 a priority compare circuit for capable of:
10 comparing the composite request priorities generated by the priority
11 generators; and
12 selecting one access request predicated on the comparison of the composite
13 request priorities; and
14 a request multiplexer controlled by the priority compare circuit to output the selected
15 access request.

1 82. The memory subsystem of claim 81, wherein the merge and interleave unit
2 further includes:

3 a plurality of programmable registers;

4 a decode unit receiving the selected request from the request multiplexer to determine
5 whether the selected request is a register operation and, if so, to send a
6 plurality of control and data signals to the registers; and

7 an output multiplexer for combining register read data with request data for output.

1 83. The memory subsystem of claim 74, further comprising:

2 means for receiving and buffering read data from a respective one of the physical
3 memory devices; and

4 means for receiving read data from the read buffers and forwarding the received read
5 data to a respective one of the devices that generated the access request
6 associated with the read data.

1 84. The memory subsystem of claim 83, wherein:

2 the receiving and buffering means includes a plurality of read buffers; or

3 the receiving and forwarding data includes a plurality of output management units.

1 85. The memory subsystem of claim 74, further comprising means for receiving
2 the selected access request from the arbitration and selection means and forwarding the
3 selected access request to a respective one of the physical memory devices.

1 86. The memory subsystem of claim 85, wherein the receiving and forwarding
2 means comprises a plurality of memory interfaces.

1 87. The memory subsystem of claim 74, wherein the memory devices include
2 banked DRAMs.

1 88. The memory subsystem of claim 74, wherein the memory devices comprise at
2 least a portion of a frame buffer.

1 89. The memory subsystem of claim 74, wherein the devices include pixel
2 processors.

1 90. A crossbar switch, comprising:

means for receiving a plurality of access requests from a plurality of devices, each access request being received by a respective input sorting unit associated with the respective one of the devices issuing the respective access request;

means for forwarding a plurality of received access requests to a plurality of merge and interleave units, each merge and interleave unit being associated with a respective one of a plurality of memory devices;

means for receiving at one of the merge and interleave units a plurality of forwarded access requests;

means for dynamically selecting a respective one from among forwarded access requests; and

means for forwarding the selected access request to a respective one among a plurality of memory devices associated with the merge and interleave unit.

91. The crossbar switch of claim 90, further comprising at least one of:

means for issuing the plurality of access requests;

means for implementing the selected access request on the respective memory device;

and

means for returning read data from the respective memory device responsive to the selected access request.

92. The crossbar switch of claim 91, wherein the means for returning the read data includes:

means for buffering the read data in a read buffer associated with the respective memory device;

means for forwarding the read data to an output management unit associated with a respective one of the devices that issued a previously selected access request resulting in the return of the read data.

93. The crossbar switch of claim 90, further comprising, for each access request:

means for processing the access request; and

means for forwarding the processed access request to the respective input sorting unit.

94. The crossbar switch of claim 93, wherein the means for processing the access request includes:

means for receiving an opcode and a virtual address from the respective device;

means for translating the opcode to determine whether the access request is a read or a write;
means for mapping the virtual address into a physical address; and
means for forwarding the translated opcode and mapped physical address to the respective input sorting unit.

95. The crossbar switch of claim 90, wherein the means for receiving the access requests includes means for receiving a plurality of characteristics for the access requests.

96. The method of claim 95, wherein the means for dynamically selecting the particular access request includes:

ascertaining a plurality of operational characteristics;
assigning a weight factor to each characteristic of the access requests;
assigning a weight factor to each operational characteristic;
obtaining a composite request priority for each access request from the access request's respective assigned weight factors;
comparing the composite request priorities of the access requests; and
selecting the particular access requests predicated on the comparison.

97. The crossbar switch of claim 96, wherein the means for obtaining the composite request priority for each access request includes means for summing the assigned weight factors.

98. The crossbar switch of claim 96, wherein the means for selecting one of the access requests predicated on the comparison includes means for selecting the access request with the highest composite priority.

99. The crossbar switch of claim 96, further comprising means for programming the values of the assigned weight factors before they are assigned.

100. The crossbar switch of claim 96, further comprising means for increasing the composite request priority of each access request not selected or decreasing the composite request priority of the selected request.

101. The crossbar switch of claim 90, wherein the means for forwarding the selected access request to the respective memory device includes forwarding the selected access request to a memory interface.

102. A crossbar switch, comprising:
means for receiving from a respective device an access request to any one of a plurality of physical memory devices;
means for arbitrating among competing access requests received from any of the input sorting units, selecting one of the competing access requests and forwarding the selected request for implementation on a respective memory device.

103. The crossbar switch of claim 102, wherein:
the receiving means includes a plurality of input sorting units; or
the arbitration and selection means includes a plurality of merge and interleave units.

104. The crossbar switch of claim 103, wherein the receiving means further comprises a plurality of translation circuits and wherein each of the input sorting units receives the access requests through a respective one of the Translation circuits.

105. The crossbar switch of claim 104, wherein each of the translation circuits is capable of receiving an opcode and a virtual address from their respective device, translating the opcode to determine whether the access request is a read or a write, and mapping the virtual address into a physical address, and forwarding the translated opcode and mapped physical address to its respective input sorting unit.

106. The crossbar switch of claim 102, wherein receiving means furthermore buffers the access requests.

107. The crossbar switch of claim 106, wherein the receiving means includes a first-in, first-out queue for buffering the access requests.

108. The crossbar switch of claim 106, wherein each of the input sorting units is capable of stalling its respective device when its buffer is full.

109. The crossbar switch of claim 102, wherein the arbitration and selection means includes:

3 a priority generator for each input sorting unit capable of:
4 receiving a plurality of characteristics for the access request received by the
5 input sorting unit;
6 receiving a plurality of operational characteristics; and
7 generating a composite request priority from the characteristics of the access
8 requests and the operational characteristics;
9 a priority compare circuit for capable of:
10 comparing the composite request priorities generated by the priority
11 generators; and
12 selecting one access request predicated on the comparison of the composite
13 request priorities; and
14 a request multiplexer controlled by the priority compare circuit to output the selected
15 access request.

1 110. The crossbar switch of claim 109, wherein the merge and interleave unit
2 further includes:

3 a plurality of programmable registers;
4 a decode unit receiving the selected request from the request multiplexer to determine
5 whether the selected request is a register operation and, if so, to send a
6 plurality of control and data signals to the registers; and
7 an output multiplexer for combining register read data with request data for output.

1 111. The crossbar switch of claim 102, further comprising:
2 means for receiving and buffering read data from a respective one of the physical
3 memory devices; and
4 means for receiving read data from the read buffers and forwarding the received read
5 data to a respective one of the devices that generated the access request
6 associated with the read data.

1 112. The crossbar switch of claim 111, wherein:
2 the receiving and buffering means includes a plurality of read buffers; or
3 the receiving and forwarding data includes a plurality of output management units.

113. The crossbar switch of claim 102, further comprising means for receiving the selected access request from the arbitration and selection means and forwarding the selected access request to a respective one of the physical memory devices.

114. The crossbar switch of claim 113, wherein the receiving and forwarding means comprises a plurality of memory interfaces.

115. A computing device, comprising
a plurality of memory devices;
a plurality of devices issuing access requests to the memory devices;
a plurality of input sorting units, each input sorting unit capable of receiving from a respective device an access request to any one of a plurality of physical memory devices;
a plurality of merge and interleave units, each merge and interleave unit capable of arbitrating among competing access requests received from any of the input sorting units, selecting one of the competing access requests and forwarding the selected request for implementation on a respective memory device.

116. The computing device of claim 115, further comprising a plurality of translation circuits and wherein each of the input sorting units receives the access requests through a respective one of the translation circuits.

117. The computing device of claim 116, wherein each of the translation circuits is capable of receiving an opcode and a virtual address from their respective device, translating the opcode to determine whether the access request is a read or a write, and mapping the virtual address into a physical address, and forwarding the translated opcode and mapped physical address to its respective input sorting unit.

118. The computing device of claim 115, wherein each of the input sorting units includes a buffer and is capable of buffering the access requests from its respective physical memory device.

119. The computing device of claim 118, wherein the buffer is a first-in, first-out queue.

120. The computing device of claim 118, wherein each of the input sorting units is capable of stalling its respective device when its buffer is full.

121. The computing device of claim 115, wherein each merge and interleave unit includes:

a priority generator for each input sorting unit capable of:

receiving a plurality of characteristics for the access request received by the input sorting unit;

receiving a plurality of operational characteristics; and

generating a composite request priority from the characteristics of the access requests and the operational characteristics;

a priority compare circuit for capable of:

comparing the composite request priorities generated by the priority generators; and

selecting one access request predicated on the comparison of the composite request priorities; and

a request multiplexer controlled by the priority compare circuit to output the selected access request.

122. The computing device of claim 121, wherein the merge and interleave unit further includes:

a plurality of programmable registers;

a decode unit receiving the selected request from the request multiplexer to determine whether the selected request is a register operation and, if so, to send a plurality of control and data signals to the registers; and

an output multiplexer for combining register read data with request data for output.

123. The computing device of claim 115, further comprising:

a plurality of read buffers capable of receiving and buffering read data from a respective one of the physical memory devices; and

a plurality of output management units capable of receiving read data from the read buffers and forwarding the received read data to a respective one of the devices that generated the access request associated with the read data.

124. The computing device of claim 115, further comprising a plurality of memory interfaces capable of receiving the selected access request from a respective one of the plurality of merge and interleave units and forwarding the selected access request to a respective one of the physical memory devices.

125. The computing device of claim 115, wherein the memory devices include banked DRAMs.

126. The computing device of claim 115 wherein the memory devices comprise at least a portion of a frame buffer.

127. The computing device of claim 115, wherein the devices include pixel processors.

128. A computing device, comprising:
a plurality of memory devices;
a plurality of devices issuing access requests to the memory devices; and
a crossbar switch, comprising a plurality of arbitration and select units, each arbitration and select unit including:
a plurality of front ends, each front end comprising:
a translation circuit capable of processing an access request received from a respective device;
an input sorting unit capable of buffering and forwarding the processed access request;
an output management unit capable of receiving read data generated by the access request and forwarding the received read data to the respective device; and
a plurality of back ends, each back end comprising:
a merge and interleave unit capable of arbitrating among competing access requests received from any of the input sorting units, selecting one of the competing access requests, and forwarding the selected request for implementation on a respective memory device; and
a read buffer capable of receiving, buffering, and forwarding read data received from the respective memory device to the output

management unit of the front end that issued a previously
selected access request that generated the read data.

129. The computing device of claim 128, wherein each back end further comprises
a memory interface through which the merge and interleave unit forwards the selected
request.

130. The computing device of claim 128, wherein each of the translation circuits is
capable of receiving an opcode and a virtual address from their respective device, translating
the opcode to determine whether the access request is a read or a write, and mapping the
virtual address into a physical address, and forwarding the translated opcode and mapped
physical address to its respective input sorting unit.

131. The computing device of claim 128, wherein each of the input sorting units
includes a buffer and is capable of buffering the access requests from its respective physical
memory device.

132. The computing device of claim 131, wherein the buffer is a first-in, first-out
queue.

133. The computing device of claim 131, wherein each of the input sorting units is
capable of stalling its respective device when its buffer is full.

134. The computing device of claim 128, wherein each merge and interleave unit
includes:

a priority generator for each input sorting unit capable of:

receiving a plurality of characteristics for the access request received by the
input sorting unit;

receiving a plurality of operational characteristics; and

generating a composite request priority from the characteristics of the access
requests and the operational characteristics;

a priority compare circuit for capable of:

comparing the composite request priorities generated by the priority
generators; and

selecting one access request predicated on the comparison of the composite
request priorities; and

14 a request multiplexer controlled by the priority compare circuit to output the selected
15 access request.

1 135. The computing device of claim 134, wherein each merge and interleave unit
2 further includes:

3 a plurality of programmable registers;
4 a decode unit receiving the selected request from the request multiplexer to determine
5 whether the selected request is a register operation and, if so, to send a
6 plurality of control and data signals to the registers; and
7 an output multiplexer for combining register read data with request data for output.

1 136. The computing device of claim 128, wherein the memory devices include
2 banked DRAMs.

1 137. The computing device of claim 128, wherein the memory devices comprise at
2 least a portion of a frame buffer.

1 138. The computing device of claim 128, wherein the devices include pixel
2 processors.

1 139. A computing device, comprising:
2 a plurality of memory devices;
3 a plurality of devices issuing access requests to the memory devices;
4 means for receiving from a respective device an access request to any one of a
5 plurality of physical memory devices;
6 means for arbitrating among competing access requests received from any of the input
7 sorting units, selecting one of the competing access requests and forwarding
8 the selected request for implementation on a respective memory device.

1 140. The computing device of claim 139, wherein:
2 the receiving means includes a plurality of input sorting units; or
3 the arbitration and selection means includes a plurality of merge and interleave units.

1 141. The computing device of claim 140, wherein the receiving means further
2 comprises a plurality of translation circuits and wherein each of the input sorting units
3 receives the access requests through a respective one of the translation circuits.

1 142. The computing device of claim 141, wherein each of the translation circuits is
2 capable of receiving an opcode and a virtual address from their respective device, translating
3 the opcode to determine whether the access request is a read or a write, and mapping the
4 virtual address into a physical address, and forwarding the translated opcode and mapped
5 physical address to its respective input sorting unit.

1 143. The computing device of claim 139, wherein receiving means furthermore
2 buffers the access requests.

1 144. The computing device of claim 143, wherein the receiving means includes a
2 first-in, first-out queue for buffering the access requests.

1 145. The computing device of claim 143, wherein each of the input sorting units is
2 capable of stalling its respective device when its buffer is full.

1 146. The computing device of claim 139, wherein the arbitration and selection
2 means includes:

3 a priority generator for each input sorting unit capable of:

4 receiving a plurality of characteristics for the access request received by the
5 input sorting unit;

6 receiving a plurality of operational characteristics; and

7 generating a composite request priority from the characteristics of the access
8 requests and the operational characteristics;

9 a priority compare circuit for capable of:

10 comparing the composite request priorities generated by the priority
11 generators; and

12 selecting one access request predicated on the comparison of the composite
13 request priorities; and

14 a request multiplexer controlled by the priority compare circuit to output the selected
15 access request.

1 147. The computing device of claim 146, wherein the merge and interleave unit
2 further includes:

3 a plurality of programmable registers;

4 a decode unit receiving the selected request from the request multiplexer to determine
5 whether the selected request is a register operation and, if so, to send a
6 plurality of control and data signals to the registers; and
7 an output multiplexer for combining register read data with request data for output.

1 148. The computing device of claim 139, further comprising:
2 means for receiving and buffering read data from a respective one of the physical
3 memory devices; and
4 means for receiving read data from the read buffers and forwarding the received read
5 data to a respective one of the devices that generated the access request
6 associated with the read data.

1 149. The computing device of claim 148, wherein:
2 the receiving and buffering means includes a plurality of read buffers; or
3 the receiving and forwarding data includes a plurality of output management units.

1 150. The computing device of claim 139, further comprising means for receiving
2 the selected access request from the arbitration and selection means and forwarding the
3 selected access request to a respective one of the physical memory devices.

1 151. The computing device of claim 150, wherein the receiving and forwarding
2 means comprises a plurality of memory interfaces.

1 152. The computing device of claim 139, wherein the memory devices include
2 banked DRAMs.

1 153. The computing device of claim 139, wherein the memory devices comprise at
2 least a portion of a frame buffer.

1 154. The computing device of claim 139, wherein the devices include pixel
2 processors.